arm64: dts: zynqmp: Add missing fclk nodes for PL clock initialization #3046
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
PR Description
Add fclk0-3 nodes to properly initialize the PL reference clocks (pl0_ref through pl3_ref) before they are used by fabric peripherals.
The issue appeared when using the zynqmp-adrv9009-zu11eg-revb-adrv2crr-fmc-revb-sync-fmcomms8.dts
The AXI GPIO driver at axi_fmcomms8_gpio: gpio@86000000 references clock pl0_ref which is never prepared or enabled by the clock framework. When runtime PM suspends the GPIO device, xgpio_runtime_suspend calls clk_disable() on an unprepared clock, causing a kernel panic.
PR Type
PR Checklist