Skip to content

fix: make PLL2M dynamic to keep VCO=800MHz for any HSE frequency (closes #11594) #11596

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
daijoubu wants to merge 2 commits into from
+3 −3
Closed

fix: make PLL2M dynamic to keep VCO=800MHz for any HSE frequency (closes #11594) #11596

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
2e6bc09
fix: make PLL2M dynamic to keep VCO=800MHz for any HSE frequency
daijoubu May 28, 2026
9570a92
fix: PLL2P comment shows correct frequency (400Mhz, not 200Mhz)
daijoubu May 29, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions src/main/target/system_stm32h7xx.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -499,9 +499,9 @@ void SystemClock_Config(void)

#ifdef USE_SDCARD_SDIO
RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
RCC_PeriphClkInit.PLL2.PLL2M = 5;
RCC_PeriphClkInit.PLL2.PLL2N = 500;
RCC_PeriphClkInit.PLL2.PLL2P = 2; // 500Mhz
RCC_PeriphClkInit.PLL2.PLL2M = HSE_VALUE / 1000000 / 2;
RCC_PeriphClkInit.PLL2.PLL2N = 400;
RCC_PeriphClkInit.PLL2.PLL2P = 2; // 400Mhz
RCC_PeriphClkInit.PLL2.PLL2Q = 3; // 266Mhz - 133Mhz can be derived from this for for QSPI if flash chip supports the speed.
RCC_PeriphClkInit.PLL2.PLL2R = 4; // 200Mhz HAL LIBS REQUIRE 200MHZ SDMMC CLOCK, see HAL_SD_ConfigWideBusOperation, SDMMC_HSpeed_CLK_DIV, SDMMC_NSpeed_CLK_DIV
RCC_PeriphClkInit.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
Expand Down
Loading